Code: 13A04303

B.Tech II Year I Semester (R13) Supplementary Examinations November/December 2017

SWITCHING THEORY & LOGIC DESIGN

(Common to ECE & EIE)

Time: 3 hours Max. Marks: 70

PART - A

(Compulsory Question)

1 Answer the following: $(10 \times 02 = 20 \text{ Marks})$

- What are the universal gates? Why they are called universal gates? (a)
- What do you understand by the term digital systems? (b)
- What is the need of K map? (c)
- Implement the following function using NANAD gate. (d)

$$F = A(B + CD) + (BC)'$$

- Explain about the combinational circuit with an example. (e)
- List out the applications of multiplexer. (f)
- Compare shift registers and ripple counters. (g)
- (h) What are the advantages of sequential circuits?
- What is the basic difference between PLA and PAL.? (i)
- What are programmable memories? (i)

PART - B

(Answer all five units, $5 \times 10 = 50 \text{ Marks}$)

UNIT – I

2 Define prime implicant and essential prime implicants of a Boolean expression. Also, explain about various basic theorems and properties of Boolean algebra.

OR

State and prove DeMorgan's law. Also, explain in detail about binary codes and signed binary numbers. 3

UNIT – II

- 4 Simplify the following Boolean function using four variable maps
 - $F(w, x, y, z) = \Sigma(1,4,5,6,12,14,15).$ (a)
 - $F(A, B, C, D) = \Sigma(0,1,2,4,5,7,11,15).$ (b)

OR

Minimize the following function using K-map and also verify through Tabulation method. 5

 $F(A, B, C, D) = \Sigma m(1,4,5,7,8,9,12,14) + d(0,3,6,10)$

UNIT – III

Define decoder and explain the principle involved in it. Construct 3x8 decoder using logic gates and truth 6 table.

Define encoder and explain the principle involved in it and design octal to binary encoder. 7

UNIT – IV

- Convert: 8
 - (a) JK flip flop to T flip flop.
 - RS flip flop to D flip flop.

OR

9 Explain in detail about registers and counters with an example.

[UNIT - V]

10 Illustrate how a PLA can be used for combinational logic design with reference to the functions.

 $F1(A, B, C) = \Sigma(0, 1, 3, 4)$

 $F2(A, B, C) = \Sigma(1, 2, 3, 4, 5)$

Realize the same assuming that 3*4*2 is available.

OR

What is race condition? How it can be avoided? Also, discuss in detail about error detection and 11 correction.
