

B.Tech II Year I Semester (R13) Supplementary Examinations November/December 2017

**SWITCHING THEORY & LOGIC DESIGN**

(Common to ECE &amp; EIE)

Time: 3 hours

Max. Marks: 70

**PART – A**

(Compulsory Question)

\*\*\*\*\*

- 1 Answer the following: (10 X 02 = 20 Marks)
- What are the universal gates? Why they are called universal gates?
  - What do you understand by the term digital systems?
  - What is the need of K map?
  - Implement the following function using NAND gate.  

$$F = A(B + CD) + (BC)'$$
  - Explain about the combinational circuit with an example.
  - List out the applications of multiplexer.
  - Compare shift registers and ripple counters.
  - What are the advantages of sequential circuits?
  - What is the basic difference between PLA and PAL.?
  - What are programmable memories?

**PART – B**

(Answer all five units, 5 X 10 = 50 Marks)

**UNIT – I**

- 2 Define prime implicant and essential prime implicants of a Boolean expression. Also, explain about various basic theorems and properties of Boolean algebra.

**OR**

- 3 State and prove DeMorgan's law. Also, explain in detail about binary codes and signed binary numbers.

**UNIT – II**

- 4 Simplify the following Boolean function using four variable maps

- $F(w, x, y, z) = \Sigma(1, 4, 5, 6, 12, 14, 15)$ .
- $F(A, B, C, D) = \Sigma(0, 1, 2, 4, 5, 7, 11, 15)$ .

**OR**

- 5 Minimize the following function using K-map and also verify through Tabulation method.

$$F(A, B, C, D) = \Sigma m(1, 4, 5, 7, 8, 9, 12, 14) + d(0, 3, 6, 10)$$

**UNIT – III**

- 6 Define decoder and explain the principle involved in it. Construct 3x8 decoder using logic gates and truth table.

**OR**

- 7 Define encoder and explain the principle involved in it and design octal to binary encoder.

**UNIT – IV**

- 8 Convert:

- JK flip flop to T flip flop.
- RS flip flop to D flip flop.

**OR**

- 9 Explain in detail about registers and counters with an example.

**UNIT – V**

- 10 Illustrate how a PLA can be used for combinational logic design with reference to the functions.

$$F1(A, B, C) = \Sigma(0, 1, 3, 4)$$

$$F2(A, B, C) = \Sigma(1, 2, 3, 4, 5)$$

Realize the same assuming that 3\*4\*2 is available.

**OR**

- 11 What is race condition? How it can be avoided? Also, discuss in detail about error detection and correction.

\*\*\*\*\*